
4.25 Gbps Cable and PC Board Equalizer

FEATURES

- Multi-Rate Operation Up To 4.25 Gbps
- Compensates Up To 12 dB Loss At 2.1 GHz
- Suitable To Receive 4.25-Gbps Data Over Up To 30 Inches (0,76 Meters) Of FR4 PC Boards
- Suitable To Receive 4.25-Gbps Data Over Up To 30 Feet (9,1 Meters) Of CX4 Cable
- Ultra-Low Power Consumption
- Input Offset Cancellation
- High Input Dynamic Range
- Output Disable
- Output Polarity Select
- CML Data Outputs
- Single 3.3-V Supply
- Surface Mount Small Footprint 3 mm × 3 mm 16-Pin QFN Package

APPLICATIONS

- 1.0625 Gbps, 2.125 Gbps, and 4.25 Gbps Fibre Channel Systems
- High Speed Links In Communication and Data Systems
- Backplane Interconnect
- Rack-to-Rack Interconnect

DESCRIPTION

The TLK4211EA is a versatile high-speed limiting equalizer for applications in digital high-speed links with data rates up to 4.25 Gbps.

This device provides a high frequency boost of 12 dB at 2.1 GHz as well as sufficient gain to ensure a fully differential output swing for input signals as low as 200 mVp-p (at the input of the interconnect line).

The high input signal dynamic range ensures low jitter output signals even when overdriven with input signal swings as high as 2000 mVp-p.

The TLK4211EA is available in a small footprint 3 mm × 3 mm 16-pin QFN package. It requires a single 3.3-V supply.

This power efficient equalizer is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

BLOCK DIAGRAM

A simplified block diagram of the TLK4211EA is shown in [Figure 1](#).

This compact, low-power 4.25-Gbps equalizer consists of a high-speed data path with offset cancellation circuitry, a bandgap voltage reference, and bias current generation block.

The equalizer requires a single 3.3-V supply voltage. All circuit parts are described in detail in below.




Figure 1. Simplified Block Diagram of the TLK4211EA

HIGH-SPEED DATA PATH

The high-speed data signal with frequency dependent loss is applied to the data path by means of the input signal pins DIN+ /DIN-. The data path consists of the fixed equalizer input stage with 100-Ω differential on-chip line termination, three gain stages, which provide the required gain to ensure a limited output signal, and a CML output stage. The equalized and amplified data output signal is available at the output pins DOUT+ /DOUT-, which provide 2 × 50-Ω back-termination to VCC. The output stage also includes a data polarity switching function, which is controlled by the OUTPOL input, and a disable function controlled by the signal applied to the DISABLE input pin.

An offset cancellation compensates inevitable internal offset voltages and thus ensures proper operation even for small input data signals.

The low frequency cutoff is as low as 10 kHz with the built-in filter capacitor.

For applications which require even lower cutoff frequencies, an additional external filter capacitor may be connected to the COC1 /COC2 pins.

BANDGAP VOLTAGE AND BIAS GENERATION

The TLK4211EA equalizer is supplied by a single 3.3-V ±10% supply voltage connected to the VCC pins. This voltage is referred to ground (GND).

An on-chip bandgap voltage circuitry generates a supply voltage independent reference from which all other internally required voltages and bias currents are derived.

PACKAGE

The TLK4211EA is available in a small footprint 3 mm × 3 mm, 16-pin QFN package with a lead pitch of 0,5 mm. The pin out is shown below in [Figure 2](#).




Figure 2. Pin Out of TLK4211EA in a 3 mm × 3 mm 16-Pin QFN Package

TERMINAL FUNCTIONS

TERMINAL		TYPE	DESCRIPTION
NAME	NO.		
VCC	1, 4, 12	Supply	3.3-V ±10% supply voltage
DIN+	2	Analog in	Non-inverted data input. On-chip 100-Ω terminated to DIN–
DIN–	3	Analog in	Inverted data input. On-chip 100-Ω terminated to DIN+
NC	5, 7, 13		Not connected
DISABLE	6	CMOS in	Disables CML output stage when set to high level
GND	8, 16	Supply	Circuit ground.
OUTPUTPOL	9	CMOS in	Output data signal polarity select (internally pulled up): Setting to high-level or leaving pin open selects normal polarity. Low-level selects inverted polarity.
DOUT–	10	CML out	Inverted data output. On-chip 50-Ω back-terminated to VCC.
DOUT+	11	CML out	Non-inverted data output. On-chip 50-Ω back-terminated to VCC.
COC1	14	Analog	Offset cancellation filter capacitor terminal 1. Connect an additional filter capacitor between this pin and COC2 (pin 15). To disable the offset cancellation loop connect COC1 and COC2 (pins 14 and 15).
COC2	15	Analog	Offset cancellation filter capacitor terminal 2. Connect an additional filter capacitor between this pin and COC1 (pin 14). To disable the offset cancellation loop connect COC1 and COC2 (pins 14 and 15).
EP	EP		Exposed die pad (EP) must be grounded.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		VALUE / UNIT
V _{CC}	Supply voltage ⁽²⁾	–0.3 V to 4 V
V _{DIN+} , V _{DIN–}	Voltage at DIN+, DIN– ⁽²⁾	0.5 V to 4 V
V _{DISABLE} , V _{OUTPOL} , V _{DOUT+} , V _{DOUT–} , V _{COC1} , V _{COC2}	Voltage at DISABLE, OUTPOL, DOUT+, DOUT–, COC1, COC2 ⁽²⁾	–0.3 V to 4 V
V _{COC,DIFF}	Differential voltage between COC1 and COC2	±1 V
V _{DIN,DIFF}	Differential voltage between DIN+ and DIN–	±2.5 V
I _{DIN+} , I _{DIN–} , I _{DOUT+} , I _{DOUT–}	Continuous current at inputs and outputs	–25 mA to 25 mA
ESD	ESD rating at all pins	2.5 kV (HBM)
T _{J(max)}	Maximum junction temperature	125°C
T _{STG}	Storage temperature range	–65°C to 85°C
T _A	Characterized free-air operating temperature range	–40°C to 85°C
T _L	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
T _A	Operating free-air temperature	–40		85	°C
	CMOS input high voltage	2.1			V
	CMOS input low voltage			0.6	V

DC ELECTRICAL CHARACTERISTICS

over recommended operating conditions, typical operating condition is at V_{CC} = 3.3 V and T_A = 25°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
I _{CC}	Supply current DISABLE = low, including CML output current		30	38	mA
R _{IN}	Data input resistance Differential		100		Ω
R _{OUT}	Data output resistance Single-ended to VCC		50		Ω

AC ELECTRICAL CHARACTERISTICS

over recommended operating conditions, typical operating condition is at V_{CC} = 3.3 V and T_A = 25°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Low frequency –3 dB bandwidth	C _{OC} = open		10	50	kHz
	C _{OC} = 0.22 μF		0.8		
Data rate		4.25			Gbps
V _{IN,MIN}	Data input sensitivity ⁽¹⁾ BER < 10 ^{–12} , voltage at the input of the interconnect line		200	250	mV _{p-p}
V _{IN,MAX}	Data input overload Voltage at the input of the interconnect line	2000			mV _{p-p}
High frequency boost	f = 2.1 GHz		12		dB
V _{OD}	Differential data output voltage swing DISABLE = high		0.25	10	mV _{p-p}
	DISABLE = low	580	780	1200	

(1) The given differential input signal swing is measured at the input of the interconnect line. The high frequency components of the signal at the output of the interconnect line (which is connected the input pins DIN+/DIN– of the TLK4211EA) may be attenuated by 0 dB up to 12 dB at 2.1 GHz dependent of the interconnect line length.

AC ELECTRICAL CHARACTERISTICS (continued)


over recommended operating conditions, typical operating condition is at $V_{CC} = 3.3\text{ V}$ and $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DJ	Deterministic jitter, 4.25 Gbps, K28.5 pattern, $V_{IN} = 200\text{ mVpp}$ (differential voltage at the cable input)	No board or cable		20		ps_{p-p}
		12 inches of 7 mils wide microstrip interconnect line on standard FR4		30		
		24 inches of 7 mils wide microstrip interconnect line on standard FR4		30		
		36 inches of 7 mils wide microstrip interconnect line on standard FR4		30		
		30 feet CX4 cable		20		
	Deterministic jitter, 3.3 Gbps, K28.5 pattern, $V_{IN} = 200\text{ mVpp}$ (differential voltage at the cable input)	No board or cable		20		ps_{p-p}
		48 inches of 7 mils wide microstrip interconnect line on standard FR4		25		
		30 feet CX4 cable		20		
RJ	Random jitter	Input = 200 mV_{p-p} , 36 inches of 7 mils wide stripline interconnect line on standard FR4 (voltage at the input of the interconnect line)		4.5		ps_{RMS}
	Latency	From $\text{DIN}\pm$ to $\text{DOUT}\pm$		250		ps
t_r	Output rise time	20% to 80%, without microstrip line loss at input		55	85	ps
t_f	Output fall time	20% to 80%, without microstrip line loss at input		55	85	ps
T_{DIS}	Disable response time			20		ns

APPLICATION INFORMATION

Figure 3 shows the TLK4211EA connected with an ac-coupled interface to the data signal source via a microstrip interconnect line. The output load is ac-coupled as well.

The ac coupling capacitors C_1 through C_4 in the input and output data signal lines are the only required external components. In addition, if a low cutoff frequency is required, as an option, an external filter capacitor C_{OC} may be used.




S0072-02

Figure 3. Basic Application Circuit With AC Coupled I/Os

TYPICAL CHARACTERISTICS

Typical operating condition is at $V_{CC} = 3.3\text{ V}$ and $T_A = 25^\circ\text{C}$ (unless otherwise noted).

DIFFERENTIAL EQUALIZER INPUT SIGNAL (TOP) AND OUTPUT SIGNAL (BOTTOM) AT 4.25 GBPS USING A K28.5 PATTERN




G001

Figure 4. Equalizer Input and Output Signals With Different Interconnect Lines Patterns

TYPICAL CHARACTERISTICS (continued)

Typical operating condition is at $V_{CC} = 3.3\text{ V}$ and $T_A = 25^\circ\text{C}$ (unless otherwise noted).

DIFFERENTIAL EQUALIZER INPUT SIGNAL (TOP) AND OUTPUT SIGNAL (BOTTOM) AT 3.3 GBPS USING A K28.5 PATTERN



G002

Figure 5. Equalizer Input and Output Signals With Different Interconnect Lines and Data

TYPICAL CHARACTERISTICS (continued)

Typical operating condition is at $V_{CC} = 3.3\text{ V}$ and $T_A = 25^\circ\text{C}$ (unless otherwise noted).




Figure 6.

G003




Figure 7.

G004




Figure 8.

G005




Figure 9.

G006

TYPICAL CHARACTERISTICS (continued)

Typical operating condition is at $V_{CC} = 3.3\text{ V}$ and $T_A = 25^\circ\text{C}$ (unless otherwise noted).




Figure 10.




Figure 11.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLK4211EARGTR	OBSOLETE	QFN	RGT	16		TBD	Call TI	Call TI	-40 to 85	421E	
TLK4211EARGTRG4	OBSOLETE	QFN	RGT	16		TBD	Call TI	Call TI	-40 to 85		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RGT 16

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203495/1

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated